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Abstract : This paper describes a high speed fully differential CMOS amplifier in which positive feedback is 
employed to improve the operating frequency. By this process the delay time reduces and the speed of operation 
increases An even or odd number of stages can be cross coupled or directly coupled to form ring Voltage 
Controlled Oscillator or Current Controlled Oscillator (VCO/CCO) An improvement of speed of around 167% was 
obtained from circuit simulation (using PSPICE). Here the typical supply voltage requirement is ±2 volt Using this 
amplifier some applications are discussed 
Keywords : Complimentary metal oxide semiconductor (CMOS), voltage controlled oscillator (VCO), current 
controlled oscillator (CCO), ring oscillator, phase locked loop (PLL) 
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1. Introduction 
Over the last few years there has been a rapid increase in chip complexity which has 
created the need to implement complete analog-digital subsystems on the same 
integrated circuit using the same technology. For this reason, implementation of analog 
functions in CMOS technology has become increasingly important [1,2], 
This paper presents a high speed low voltage CMOS fully differential amplifier. 
The circuit features a positive feedback scheme to improve the speed and to reduce 
the supply voltage requirement of this amplifier (Figure 1). Since the circuit is fully 
differential, push-pull output is possible. To check the improvement in speed an even 
number of such amplifier stages have been cross coupled to form a ring oscillator 
(Figure 2), whose frequency depends on the delay time of each such amplifier stage. 
This ring oscillator also provides a quardrature output which is very much useful in 
various communication systems. 
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In Section 2 detailed Mathematical Operation for decreasing delay time has 
been discussed. The simulated results of the fully differential CMOS amplifier are 
discussed in Section 3. Section 4 includes some applications of this amplifier. 
2. Operation of delay time 
Figure 1 gives the circuit diagram of the fully differential CMOS amplifier using positive 
feedback scheme. By introducing positive feedback the delay produced by each 
amplifier stage is reduced and hence the speed of operation increases [3] The 
frequency of oscillation depends on the number of the inverter stages, the load 
capacitances and the current level. It has been tested by connecting four such 
amplifier stages in series shown in Figure 2 and the outputs of the last stage are 
cross coupled with the inputs of the first stage. 
Figure 1. Circuit diagram of the fully differential CMOS amplifier with positive feedback. 
I 
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Figure 2. Block diagram of a 4-stage ring oscillator. 
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2 1 Calculation of phase factor without positive feedback : 
For mathematical simplicity, we consider a simple CMOS operational amplifier with 
positive feedback shown in Figure 3. An AC small signal equivalent circuit of Figure 
3 is shown in Figure 4. 
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Figure 3. A simple CMOS operational amplifier. 
The gain of this amplifier (from Figure 4) is 
A , = VRA fl4 + r/-f r2 
where r/ andr2 are the parallel combination of r1f c} and r2t c2; fl3, ft4 are the 
effective drain resistances of MOSFETs M3 and MA respectively. g m l and gm2 are the 
transconductances of M, and M2> r, and r2 are the drain resistances of M1 and A/f2, 
c, and C2 are the drain-source capacitances of W1 and M2 respectively. // is the 
amplification factor. 
So, 
1 + juc^ and rL = 1 + yu;c2r2 
Now, 
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After calculation the phase factor without positive feedback is 
-fa (1 + u;2c|r22) + urlc2 (1 + ufa2^2) off. 
tan ^ = R4 (1 + ^2c12r12)(l + J'clrl) + r, (l + u;2c2r22) + r2 (l + ufa2fi2) 
(see Appendix-i) 
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Figure 4. AC small signal equivalent circuit of Figure 3 
2.2. Calculation of phase factor with positive feedback : 
In the presence of positive feedback resistances, the overall gain of the amplifier will 
be Af = , where (3 is the feedback ratio and 'A is gain of the amplifier without H HA 
positive feedback. 
From Figure 4 we can write, 
B ——'-X—, where R. is the impedance of the next stage, and R,)0. 
Now, 
A = l + BA 
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After calculation the phase factor with positive feedback is 
( f l , + f? l ) ( l+u; 2 c| r 2 2 )a ;c l r 1 2 + ( R 1 + fl/)(l 4-u,-2cfr12)u;c2r22 
| / / f l4 (l + w2c2r2)( l-f u;2c2r22)+ft4 (1 W c 2 r 2 ) ( l + u>2c2r22) 
+f i (1 + a;2c|r22) + r2 (1 + a;2Cl2r12)] R, 
+ [f?4 (1 4- u;2cfr2) (1 + u;2C2r22) + r, ( l + u;2c|r22) 
+r2 (1 + uu2c?r?)] fl, (see Appendix-ll) 
If R, = oo i.e. without positive feedback 
tan </>' = tan <f> 
It is evident that tan $' (tan 0, /.e. the phase factor without positive feedback is greater 
than that with positive feedback. Hence with positive feedback, the delay time reduces 
compared to that without positive feedback and the speed of operation increases. 
The same treatment can be applied to the fully differential amplifier circuit of 
Figure 1 with positive feedback and we will get a similar result. That is, with the 
application of positive feedback, delay produced by each inverter of Figure 2 will 
decrease and hence the speed of the inverter will increase. 
3. Simulated results 
The simulated results for percentage speed improvement with positive feedback 
resistance for a particular bias current of 25 \JK is shown in Figure 5. This has been 
tested by connecting four such amplifier stages in series and the outputs of the last 
stage are cross coupled with the inputs of the first stage (Figure 2). The frequency 
of oscillation depends on the number of inverter stages, the load capacitances and the 
current level. This graph indicates that the percentage of frequency improvement is 
maximum for feedback resistance of 33 kfi. For this case an improvement of speed 
of around 167% is obtained. Since each amplifier provides push-pull output, the 
quadrature and multiphase signals can be obtained from such, a ring oscillator. 
Simulated quadrature output waveforms (for feedback resistance of 33 kJ2) are shown 
in Figure 6. These multiphase signals are very useful in communication systems. 
The variation of frequency of oscillation of the above 4-stage ring oscillator with 
bias current for a particular feedback resistance of 47 k(2 is shown in the Figure 7. 
Since the variation is linear over a wide range of current from 25 \xA to 50 \iA% the 
circuit can be very effectively used as current controlled oscillator (CCO) and is 
suitable for Phase Locked Loop (PLL) applications. 
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Figure 5. Percentage of speed improvement with feedback resistance 
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Figure 6. Simulated quadrature output waveforms of the 4-stage ring oscillator 
4. Application of the proposed VCO using MOSFETS 
In wireless communication systems, e.g. portable voice, data and messaging systems, 
VCO is an essential part. Frequency synthesizers consisting of VCO, reference 
oscillator, programmable counters are an integral part of transceivers [4], Modern 
communication circuits such as integrated radio paging receivers, QPSK modulators, 
harmonic generators eta need quadrature/multiphase outputs. Synchronized/phase 
locked oscillators are widely used for suppression of noise and interference in an 
incoming signal [5-9]. Phase locked loops provide multiphase clock signals in digital 
circuits [10-14]. Multiphase outputs are also required in coherent PSK reception. 
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Figure 7. Frequency change with bias current for a feedback resistance of 47 kW 
These multiphase/quadrature outputs may be realized using ring oscillator VCOs as 
described in Figure 2 
4 1 Multiphase/quadrature signal generation -
The extremely accurate phase tracking capabilities of Charge-pump PLLs help us to 
generate multiphase non-overlapping clocks [15-19]. For this case, the VCO should 
comprise of a multistage tapped delay line that is automatically calibrated to a precise 
delay per stage [20], The generation of arbitrary multiphase clocks is possible with 
proper decoding of the signals from the delay line-taps. In many telecommunication 
applications (e.g. synchronous detectors) signals that are in quadrature are needed 
Such quadrature outputs are generated using the 4-stage ring oscillator VCO as 
shown in Figure 2. The signals obtained from the outputs of stages X2 and X4 are 
m phase quadrature and are shown in Figure 6. Note that the frequency of oscillation 
obtained without positive feedback is only 90 KHz at 25 pA, but with positive feedback 
(using 33 kft resistance) it increases to 240 KHz at the same current 
4 2 Zero JF receiver using quadrature signals 
Figure 8 shows a block diagram of the paging receiver. The incoming RF signals are 
mixed in two mixers-one mixer is fed with the in-phase component of a push-pull type 
nng oscillator VCO (used as local oscillator) and the other is fed with its quadrature 
output. The VCO is normally operated at the centre frequency of the received signal. 
At the output of the mixers, two low pass filters are there. These filters have a pass 
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bandwidth of one half the bandwidth of the RF signal spectrum, since information from 
both the high side and low side of the local oscillator is folded over into this frequency 
band. The low frequency output from the mixers, after selection by these filters are 
fully limited in two high gain limiting amplifiers and then treated as digital signals and 
processed by a digital demodulator which consists in its most simple form of a D-type 
flip-flop, as shown in Figure 8. 
'0 ' channel 
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Figure 8. (a) Block diagram of a zero-IF paging receiver and (b) waveform of the zero-IF paging receiver 
5. Conclusion 
A high frequency fully differential CMOS amplifier with positive feedback has been 
simulated using PSPICE. An even number of such stages have been cross connected 
to form a ring oscillator. Simulated results showed, due to the application of positive 
feedback, a maximum of 167% increase in speed with feedback resistance of 33 kil 
This improved amplifier can operate with a supply voltage of ± 2.0 volts. Current 
tuning characteristics of the ring oscillator is linear over a wide range of current, 
suitable for PLL applications. The presented circuit is highly suitable for VLSI integration, 
where the operating speed can be much higher, depending upon device dimension 
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Appendix-I 
A = ^ 
"
 R | f l(1-W"l) , r2(1-^C2f2) 
4
 1 + w2c2r? 1 + w2c\rl 
nRA (1 + w^fr,2) (1 + u2c2r22) 
RA (1 -+ u;2cfr,2) (1 + w2cfr22) + r, (1 + w2cfr2) (1 - /^c, r, ) 
+ r z ( n w^fr^Jll-ywCafj) 
/ift4 (1 + uj2c2r2) (1 + w2cfr22) 
RA -f (1 + w2cfr12) (1 + w2c2r22) + r, (l + u^cfr,,2) + r2 (l + w2c12r12) 
- / \ur2c^ (1 + w2c22r22) + urz2c2 (l H- u2c2r2)} 
y* 
where 
X = /if?4 (1 + w2cfrt2) (1 + w2c|r22) 
Y = fl4 (1 + t/cfr,2)(1 + u2c\rl ) + fi (l + u2c22rl) + r2 (l + ^ c f t 2 ) 
and 
Z = {wrfa (14 uj2c\r2) -f u;r2c2 (l + t/cfr,2)} 
So, the phase factor 
tan0 = Z/V 
u>rfa (l -f- o;2c2r22) + urlc2 (l 4- u^cf/f) 
t a n <^>= - - - -
fl4 (1 + uj2c2r2) (1 + J*c\rl) + r, (1 + wzcf r22) + r2 (1 + w2cfr,2) 
Appendix-ll 
(2) 
*'
 =
 T ^ <3) 
4 novel high speed fully differential CMOS amplifier 413 
Y-jZ 
1-+ Y-jZ [flt + flj 
Y-JZ 
(Y-jZ){Ri+R,) + XR, 
[Y-jZ){R,+R,) 
X(ff, + flt) 
(y-yZ)(R1 + R,)+XR, 
X (/?, + /?,) 
VR, + VR, - yZR, - yZR, 4 XR, 
X(f l ,+f l , ) 
( X + V ) R , + VR,-y(R1 + R,)z 
/iff4 (1 + w2C2r2) (1 + u>2C2r22)(/?, -I- R,) 
J|MR4 (l + u;2c2r2)(1 + <Jc\rl) + R4 (l t u>2c2r,2)(l t u>2c2 r22) 
+/, (1 + w2c|/22) + r2 (l + w2^r, !)} R, 
{R4 (1 + w'cfr2) (1 + u;2c|r|) + r, ( n u,2c2r|) + r2 (l + w2^^2)} R, ] 
y f{(l + w2c|r22) wc,r,2 + (1 + u/2c2r,2) uczri) (fl, + R,)] 
+ 
Putting the values of X, V and Z from eq. (2) 
X' 
V'-yZ' (4) 
where 
X' =
 MR4 (1 + «2cf r,2) (1 + w2cf r22) (R, + R,) 
V = |{/xR4 (1 + <A2r2) (l + u,2cfr|) + R4 (l + u,2c2r2) x (l + u,2c2r22) 
+r, (1 + ^ c f r 2 ) + r2 (1 + ^ c f r 2 ) } R, + {fl4 (l + w 2cff f )( l + ^2c2r22) 
+r, (1 + w2cf r22) + r2 (l + u^cfr,2)} R, ]. 
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Z' = [|(l + u;2cfr22)a,c1r12 + ( l + w2c,Vi2)<*'C2r22}(f?1 + fl()j 
2" 
The phase factor with positive feedback is tan <j>' = —j 
f ( f l , + R,) (1 + w2c|/22) wc,/-,2 + ( f l , + fl,) (1 + u2c?r?) wc2r22 
* *"*
 =
 ^RA(l + u;2cfri)(l + u;2clri)+RA^+u2cfr,2)^ + u,2cir^ {5> 
-f r, (1 + w2cfr22 ) + r2 (1 + u^cfr,2 )] R, + 
RA (1 + uj2c2r?) (1 + w2cf r22) + rt (1 + w2cf r22 ) + r2 (1 + u;2c,2r12)] 8, 
